

PHDE020146

Rec'd PCT/PTO 01 AUG 2005

10/517474

1

10.12.2003

Method and system between subnetwork operation and full network operation

The present invention relates to a method for changing over a serially networked system, in particular a serial databus system, from subnetwork operation, in which at least one node and/or at least one user of the system is in a state of reduced current consumption and is not addressed and/or not activated by the signal level of the data traffic on the system, to full network operation, in which all the nodes and/or all the users of the system are addressed and/or activated by the signal level of the data traffic on the system.

5

The present invention also relates to a serially networked system, which is intended to be changed over from subnetwork operation, in which at least one node and/or at least one user of the system is in a state of reduced current consumption and cannot be addressed and/or activated by the signal level of the data traffic on the system, to full network operation, in which all the nodes and/or all the users of the system may be addressed and/or activated by the signal level of the data traffic on the system.

10

15

With increasingly complex serial networking in particular of automobiles, the energy requirement of the electronic components used in serial networking is also constantly on the increase. Added to this is the fact that ever more comfort functions are also active when the motor vehicle is switched off, having then to be operated directly from the vehicle battery.

20

Due to the serial networking of a large number of functions by means, for example, of the C[ontroller]A[rea]N[etwork] bus, the entire bus system is always activated even when only a few vehicle functions are in operation, since each bus user is "woken" or "kept awake" by data transmission involving a few users; this leads to undesirably high system current consumption, which, in view of the fact that only a few vehicle functions are in operation, is also wholly unnecessary.

25

According to the prior art, users in a serially networked system are transferred into a low current consumption state in which the normal bus traffic at normal bus levels does

PHDE020146

2

10.12.2003

not cause waking. These users are thus in a "selective sleep state", while the remaining users maintain "subnetwork operation".

In order to be able to wake the sleeping nodes or the sleeping users, in the prior art a second level scheme with a markedly different potential is used on the databus, 5 with which the users may be "globally woken"; only when this second level scheme is used for transmission do all the nodes globally wake up. This known principle is used for example in a "Single Wire C[ontroller]A[rea]N[etwork]".

However, a disadvantage of this known principle is that the second level scheme used for waking is associated with markedly increased bus system noise emission; in 10 particular, cyclic wake-up events lead for this reason to undesirable disturbances in the motor vehicle, wherein E[lectro]M[agnetic]C[ompatibility] emissions also play a part; moreover, a second driver stage is necessary, to generate the other level scheme.

15 Taking as basis the above-described disadvantages and shortcomings and acknowledging the outlined prior art, it is an object of the present invention so to develop a method of the above-mentioned type and a system of the above-mentioned type that the nodes and/or users in the network, i.e. on the databus, may be woken simply yet effectively.

20 This object is achieved by a method having the features indicated in claim 1 and by a system having the features indicated in claim 4. Advantageous embodiments and expedient further developments of the present invention are identified in the respective dependent claims.

25 It is therefore proposed according to the invention to use a different waking mechanism instead of the second level scheme in a system which finds itself selectively asleep in subnetwork operation, which different waking mechanism does not exhibit the above-described disadvantages of the prior art. This waking mechanism may be implemented both in system chips and in other networking products, such as for instance in simple transceiver modules.

30 With regard to the present invention, it is first of all assumed that a number of nodes or a number of users are in a state of reduced current consumption and are thus not woken by the ongoing bus traffic.

If, for a settable time designated rest phase or critical period for the purposes of the present invention, no more changes in level are noted on the databus, i.e. if the databus

PHDE020146

3

10.12.2003

undergoes a relatively long, defined rest phase, it is assumed that subnetwork operation has been terminated.

Once this critical period has passed, the next level change which occurs, for instance another user's new message, is again interpreted as a normal waking event and thus 5 leads to the waking of all the users in the network (= "global waking" or full network operation).

The rest phase or critical period should preferably be so set that the normal time gaps between the subnetwork operation messages are insufficient for detecting the end of subnetwork operation.

10 The nodes or users in subnetwork operation appropriately send cyclic messages, so as to ensure that the "selectively sleeping" nodes or users are not woken (such cyclic messages are conventionally a constituent of a network management system, as in standard use in automobile technology, and thus require no separate effort).

15 According to a particularly inventive further development of the present method and of the present system, a changeover from subnetwork operation to full network operation may also occur through the detection of at least one defined, especially continuous and/or especially symmetrical signal level pattern (= so-called "data pattern") in the data traffic on the system.

20 This signal level pattern, which advantageously does not otherwise occur in the data traffic, may appropriately be detected by at least one node in the reduced current consumption state and/or by at least one user in the reduced current consumption state.

25 The present invention further relates to a transceiver unit, in particular for carrying out a method of the type described above and/or in particular associated with at least one system of the type described above; the transceiver unit is connected to at least one serial databus, in particular to at least one C[ontroller]A[rea]N[etwork] bus, and is in communication with at least one microcontroller unit which is provided to carry out at least one application.

30 According to a preferred further development of the present invention, at least one control logic is associated with the transceiver unit and/or at least one control logic is implemented in the transceiver unit.

The present invention further relates to a voltage regulator which is connected to at least one battery unit, and which is in communication with at least one transceiver unit, in particular of the type described above, which voltage regulator is intended to supply a voltage to at least one microcontroller unit, provided to execute at least one application, if at

PHDE020146

4

10.12.2003

least one defined, in particular continuous and/or in particular symmetrical signal level pattern is detected by the transceiver unit in at least one incoming message associated with at least one application and occurring on at least one serial databus, in particular on at least one C[ontroller]A[rea]N[etwork] bus.

- 5        The present invention further relates to a chip unit, in particular a system chip unit, for addressing and/or activating at least one microcontroller unit which is provided to carry out at least one application and which is associated with at least one serial databus, in particular at least one C[ontroller]A[rea]N[etwork] bus; which chip unit comprises at least one transceiver unit of the type described above, and
- 10      at least one voltage regulator of the type described above.

The present invention further relates to a microcontroller unit provided to carry out at least one application and associated with at least one serial data bus, in particular at least one C[ontroller]A[rea]N[etwork] bus, which microcontroller unit is to be supplied with a voltage only if at least one defined, in particular continuous and/or in particular symmetrical signal level pattern is detected in at least one incoming message associated with at least one application and occurring on the databus, by at least one transceiver unit, in particular according to the type described above.

According to a preferred further development of the present invention, the microcontroller unit can be activated by the transceiver unit.

- 20      The present invention finally relates to the use of
- a method of the type described above and/or
  - at least one system of the type described above and/or
  - at least one chip unit of the type described above and/or
  - at least one microcontroller unit of the type described above in automobile electronics, in particular in motor vehicle electronics.
- 25

As has already been described above, there are various possible ways in which the teaching of the present invention may advantageously be embodied and refined. On the 30 one hand, reference can be made in this connection to the claims dependent on claims 1, 4, 9 and 13, and on the other, further aspects, features and advantages of the present invention are apparent from and will be elucidated with reference to the illustrative embodiment shown in Figs 1 to 4.

PHDE020146

5

10.12.2003

In the Figures:

Fig. 1 is a schematic block diagram of an example of embodiment of a system according to the present invention based on the method of the present invention;

5 Fig. 2 is a schematic block diagram of a detailed section of the system shown in Fig. 1.

Fig. 3 shows, in a schematic time sequence, an example of embodiment of a changeover, according to the method, of the system of Fig. 1 and 2 from subnetwork operation to full network operation; and

10 Fig. 4 is a schematic representation of an example of embodiment of a defined signal level pattern not otherwise occurring in the ongoing data traffic.

15 Fig. 1 shows an exemplary implementation of a serially networked CAN system 100 provided for C[ontroller]A[rea]N[etwork] applications in automobile electronics, namely in motor vehicle electronics.

This serially networked system 100 comprises five users 30, 32, 34, 36, 38, which are connected to a serial C[ontroller]A[rea]N[etwork] databus 10 via respective associated nodes 20, 22, 24, 26, 28 and which take the form, for example, of a system chip unit (optionally including transceiver unit) and/or of a microcontroller unit, for instance an application controller unit or a protocol controller unit.

20 Next, in Fig. 2 the build-up, the function and the structure of the users 30, 32, 34, 36, 38 provided to execute applications are explained in an exemplary manner by means of a detailed description of the first user 30, which is connected to the node 20 of the CAN databus 10 and which can be addressed and/or activated via this CAN databus 10. The 25 operating principle is as follows:

If, in the case of a system 100 changeover (cf. Fig. 1) according to the method from subnetwork operation to full network operation (cf. Fig. 3), a defined, for example continuous and/or for example symmetrical signal level pattern (= so-termed "data pattern" cf. Fig. 4) is detected in the data or message traffic on the CAN data bus line which otherwise 30 does not occur in the data or message traffic, by the node 20 which is in a state of reduced current consumption and/or by the user 30 which is in a state of reduced current consumption, and in this regard in particular by a transceiver unit 84 equipped with a control logic and connected to the data bus 10 and/or by a system chip unit 80 which accommodates the transceiver unit 84 and which is permanently supplied from a battery unit 70, then the

PHDE020146

6

10.12.2003

transceiver unit 84 switches on a voltage regulator 86 which is connected to the battery unit 70 via a supply line 76 and which is in communication 886 with the transceiver unit 84.

After that, the application is started completely via a connection line 984 in that the voltage regulator 86 supplies a voltage to the application user which takes the form of 5 a microcontroller unit 90 with integrated CAN control unit; as shown in Fig. 2, between the voltage regulator 86 and the (application) microcontroller unit 90 there is also a reset line 986 ("reset").

If, however, the pattern detector (or transceiver 84) does not detect the presence of any message on the CAN data bus 10, then the voltage regulator 86 is not 10 switched on.

The system 100 may be configured and controlled via a mode control interface 982 between the transceiver unit 84 (or the system chip unit 80) and the microcontroller unit 90.

In addition, it is noted in respect of the example of embodiment of the present 15 invention illustrated by means of Fig. 2 that for the change-over it is not important whether use is made of an integrated system chip 80 or of discrete components such as transceiver 84 and voltage regulator 86.

Of the five users 30, 32, 34, 36, 38, the first user 30 of which has been described by way of example hereinabove with reference to Fig. 2, two users 32, 38, as 20 shown in Fig. 1, are in a low current consumption state, in which these two users 32, 38 are not addressed and thus also not activated by the signal level 40, 42, 44 (cf. Fig.3) of the data traffic on the system 100.

The remaining three active users 30, 34, 36 define subnetwork operation T, i.e. 25 the three users 30, 34, 36 communicate with one another (this is symbolized by the double-headed arrow between the active user 30 and the active user 34 and by the double-headed arrow between the active user 34 and the active user 36) and are addressed by the signal level 40, 42, 44 of the data traffic on the system 100.

The system 100 is now changed over from subnetwork operation T to full network operation G, in which all the nodes 20, 22, 24, 26, 28 or all the users 30, 32, 34, 36, 30 38 are addressed by the signal level 46, 48 of the data traffic on the system 100, in that a signal rest level 50 is noted on the system 100, i.e. in particular no change is noted in the signal level (= so-called rest phase), for a period  $\Delta t$ ; this rest phase period  $\Delta t$  is greater than a critical period  $\Delta t_k$  of definable and settable length.

PHDE020146

On the other hand, this critical period  $\Delta t_k$  is in turn set to be greater than the interval  $\Delta t_d$  between the individual messages and data packets of the data traffic on the system 100, such that the normal time gaps  $\Delta t_d$  between the messages and data packets of subnetwork operation T are insufficient for detecting the end of subnetwork operation T.

5 Accordingly, the nodes 20, 24, 26 or the users 30, 34, 36 send messages and data packets during subnetwork operation T at cyclic intervals which are smaller than the critical value  $\Delta t_k$ , so as to ensure that the "selectively sleeping" nodes 22, 28 or the "selectively sleeping" users 32, 38 are not woken during subnetwork operation T.

10 So that the present system 100 also has the option, in ongoing subnetwork operation T (c.f. Fig. 3), of waking the "sleeping" nodes 22, 28 or the "sleeping" users 32, 38 immediately and without a rest phase, a special waking data packet (c.f. Fig. 3) may be used according to a further development essential to the invention.

15 This "global waking message" or "global waking data packet" uses the same nominal level scheme but is distinguished by a special bit sequence, which does not arise in normal communication operation and which may be freely defined in the data field of any desired message or any desired data packet.

20 In this context, the nodes 22, 28 in the low current consumption state and/or the users 32, 38 in the low current consumption state of the serially networked system 100 may examine the ongoing data traffic on the CAN system bus 10 for a continuous symmetrical data pattern and interpret the detection of this data pattern as a waking event.

As a particularly suitable bit sequence, there is provided a symmetrical data pattern 62 or 64 which is linked to any identifier 60 (address/header), of which there is at least one, and which may be simply detected by simple hardware, specifically without the need for a protocol controller.

25 Thus, a decisive advantage consists in the fact that the protocol used does not have to be tracked in bit-accurate manner and that, moreover, it is not essential to use a special message identifier (address/header), but rather any desired message identifier 60 (address/header) may be used; all that is needed is detection of a symmetrical pattern which may be repeated appropriately frequently in the data field of the message or of the data 30 packet.

The more data bytes are used, the more frequently this pattern may be present therein and the better it may be filtered for. The data patterns used may be of any desired type and are distinguished merely by the frequent repetition of identical bit phases. To filter such

PHDE020146

8

10.12.2003

data patterns, it is possible to use both per se known analog circuits and per se known digital circuits.

To summarize, it may thus be stated that the method illustrated in Fig. 3 allows the implementation of subnetwork operation T within a serial bus system 10. Parts (= "selectively sleeping" nodes 22, 28, or "selectively sleeping" users 32, 38) of the networked system 100 shown in Figs. 1 and 2 may remain in a reduced current consumption state, whereas other parts (= "active" nodes 20, 24, 26 or "active" users 30, 34, 36) communicate with one another in subnetwork operation T and do not wake the parts in the reduced current consumption state.

In order to wake these "sleeping" nodes 22, 28 or "sleeping" users 32, 38, a certain time period  $\Delta t > \Delta t_k$  without communication on the databus 10 is used to allow waking of these "sleeping" nodes 22, 28 or "sleeping" users 32, 38 by a normal message or data packet; the criterion for addressing all the nodes 20, 22, 24, 26, 28 or all the users 30, 32, 34, 36, 38 on the databus 10 is thus that a bus system rest phase  $\Delta t$  was present beforehand which is greater than the settable critical period  $\Delta t_k$ .

Alternatively or in addition thereto, an appropriately designed symmetrical data pattern 62, 64 (c.f. Fig. 4) may be used within any desired messages or data packets, so as to "wake" the "sleeping" nodes 22, 28 or the "sleeping" users 32, 38 without the need for a time-based bus system rest phase  $\Delta t$  (= no communication).

PHDE020146

9

10.12.2003

## LIST OF REFERENCE NUMERALS

100	serially networked system, in particular serial databus system
10	serial databus, in particular C[ontroller]A[rea]N[etwork] bus
5 20	first node of the system 100
22	second node of the system 100
24	third node of the system 100
26	fourth node of the system 100
28	fifth node of the system 100
10 30	first user of the system 100
32	second user of the system 100
34	third user of the system 100
36	fourth user of the system 100
38	fifth user of the system 100
15 40	first signal level on databus 10
42	second signal level on databus 10
44	third signal level on databus 10
46	fourth signal level on databus 10
48	fifth signal level on databus 10
20 50	signal rest level on databus 10
60	identifier (address/header)
62	first symmetrical data pattern
64	second symmetrical data pattern
70	battery unit
25 76	connection between battery unit 70 and voltage regulator 86
80	chip unit, in particular system chip unit
84	transceiver unit of the chip unit 80
86	voltage regulator of the chip unit 80
886	connection between transceiver unit 84 and voltage regulator 86
30 90	microcontroller unit
982	interface between transceiver unit 84 and microcontroller unit 90
984	connection between voltage regulator 86 and microcontroller unit 90
986	reset line between voltage regulator 86 and microcontroller unit 90
G	full network operation

PHDE020146

10

10.12.2003

T subnetwork operation  
 $\Delta t$  time period  
 $\Delta t_d$  interval  
 $\Delta t_k$  critical period